Appl. No. 10/711,145 Amdt. Dated 03/22/2006 Reply to Office action of December 28, 2005

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (original) Method of forming an interconnect structure comprising the steps of: depositing a dielectric layer;

founing a hard mask over the dielectric material [[;]], wherein the hard mask comprises:

a layer of silicon carbide (SiC) material overlying the dielecteric layer; and

a layer of oxide the silicon carbide material;

etching trenches in the dielectric material;

depositing a liner material over the hard mask and within the trenches; and

overfilling the trenches with a conductive material;

characterized by:

performing a first chemical mechanical polishing process to remove conductive material which is atop the liner, thereby exposing the liner;

removing that portion of the liner which is atop the hard mask[[;]] using a process selected from the group consisting of reactive ion etch (RIE) and a Gas Cluster Ion Beam (GCIB), leaving conductive material protruding; and

removing a first portion of the hard mask the layer of oxide using a wet etch process, thereby leaving in place a second portion of the hard mask the layer of silicon carbide, followed by; and performing a touch-up polishing process to remove conductive material and liner material protruding from the trenches.

- 2. (original) The method of claim 1, wherein the dielectric layer comprises a low-k material.
- 3. (original) The method of claim 1, wherein the dielectric layer comprises an ultralow-k material.
- 4. (currently amended) The method of claim 1, wherein the hard-mask comprises:

 a layer of silicon carbide material atop the dielectric layer; and
 a layer of oxide atop the layer of silicon carbide
 the layer of silicon carbide material has a thickness in the range of 1000-5000A.
 the layer of oxide has a thickness in the range of 1000-5000A.
- 5. (original) The method of claim 1, wherein the conductive material is copper.
- 6. (canceled) The method-of claim 1, wherein the portion of the liner-which is atop the hard mask is removed by a reactive ion etch (RIE) or a Gas Cluster Ion Beam (GCIB) process.
- 7. (canceled) The method of claim 1, wherein the portion of the liner which is atop the hard mask is removed by a second-chemical mechanical polishing process.
- 8. (canceled) The method of claim 1, wherein the first portion of the hard mask comprises exide.

Appl. No. 10/711,145 Amdt. Dated 03/22/2006 Reply to Office action of December 28, 2005

- 9. (currently amended) The method of claim [[8]] 1, further comprising the step of:
 ensuring that the layer of oxide portion of the hard mask is thick enough such that the
 topographical variations after the first chemical mechanical polishing process and liner removal
 are entirely within the oxide portion of the hard mask.
- 10. (currently amended) The method of claim [[8]] $\underline{1}$, wherein the <u>layer of oxide</u> has a thickness in the range of 50 5000A.
- 11. (currently amended) The method of claim 1, wherein the layer of silicon carbide material has a thickness in the range of 50 5000A the second-portion of the hard-mask comprises—a silicon carbide (SiC) material.
- 12. (canceled)
- 13. (currently amended) The method of claim 1, wherein the touch-up polishing process comprises using uses an abrasive-free or low-abrasive polish to obtain a very high selectivity between the conductive material and the second portion of the hard mask.

Cancel claims 14-20

Please insert the following:

21. (new) Method of forming an interconnect structure comprising the steps of:
depositing a dielectric layer comprising a material selected from the group consisting of
low-k material and ultralow-k material;

forming a hard mask over the dielectric material, wherein the hard mask comprises:

a layer of silicon carbide (SiC) material overlying the dielecteric layer; and

a layer of oxide the silicon carbide material;

etching trenches in the dielectric material;

depositing a liner material over the hard mask and within the trenches; and

overfilling the trenches with a conductive material;

performing a first chemical mechanical polishing process to remove conductive material which is atop the liner, thereby exposing the liner;

removing that portion of the liner which is atop the hard mask using a process selected from the group consisting of reactive ion etch (RIE) and a Gas Cluster Ion Beam (GCIB), leaving conductive material protruding; and

removing the layer of oxide using a wet etch process, leaving the layer of silicon carbide, followed by performing a touch-up polishing process to remove conductive material protruding from the trenches.

- 22. (new) The method of claim 21, wherein: the layer of silicon carbide material has a thickness in the range of 1000-5000A.
- 23. (new) The method of claim 21, wherein:

the layer of oxide has a thickness in the range of 1000-5000A.

24. (new) The method of claim 21, wherein the conductive material is copper.

Appl. No. 10/711,145 Amdt. Dated 03/22/2006 Reply to Office action of December 28, 2005

25. (new) The method of claim 21, further comprising the step of:

ensuring that the layer of oxide is thick enough such that the topographical variations after the first chemical mechanical polishing process and liner removal are entirely within the oxide portion of the hard mask.

- 26. (new) The method of claim 21, wherein the layer of oxide has a thickness in the range of 50 5000A.
- 27. (new) The method of claim 21, wherein the layer of silicon carbide material has a thickness in the range of 50 5000A.
- 28. (new) The method of claim 21, wherein the touch-up polishing process comprises using an abrasive-free or low-abrasive polish to obtain a very high selectivity between the conductive material and the second portion of the hard mask.